鏅傞枔锛�2024/4/29 16:41:16
闁辫畝锛�153
STM32L4R5VIT6鏄竴绋熀浜庨珮鎬ц兘鐨勮秴浣庡姛鑰楀柈鐗囨绯诲垪(STM32L4绯诲垪)Arm?Cortex?-M432浣峈ISC鏍稿績銆傚畠鍊戠殑宸ヤ綔闋荤巼楂橀仈120鍏嗚但銆侰ortex-M4鏍稿績鍏锋湁鍠簿搴︽诞榛炴ā濉�(FPU)锛屾敮鎸佸叏閮ˋrm鍠簿搴︽暩(sh霉)鎿�(j霉)铏曠悊鎸囦护鍜屾墍鏈夋暩(sh霉)鎿�(j霉)椤炲瀷銆侰ortexM4鏍稿績閭勫鐝�(xi脿n)浜嗕竴濂楀畬鏁寸殑DSP(鏁�(sh霉)瀛椾俊铏熻檿鐞�)鎸囦护鍜屽収(n猫i)瀛樹繚璀锋ā濉�(MPU)鎻愰珮浜嗘噳(y墨ng)鐢ㄧ▼搴忕殑瀹夊叏鎬�銆�
STM32L4R5VIT6宓屽叆澶氱ó宓屽叆寮廎lash淇濊姗熷埗瀛樺劜鍣ㄥ拰SRAM:璁�鍙栦繚璀�锛屽鍏ヤ繚璀�锛屽皥鏈変唬纰艰畝鍙栦繚璀峰拰闃茬伀澧汇�傞�欎簺瑷�(sh猫)鍌欐彁渚涗簡涓�鍊嬪揩閫熺殑12浣嶆暩(sh霉)瀛桝DC(5Msps)锛屽叐鍊嬫瘮杓冨櫒锛屽叐鍊嬪彲鎿嶄綔鏀惧ぇ鍣�锛屽叐鍊嬪彲鎿嶄綔鏀惧ぇ鍣―AC閫氶亾锛屽収(n猫i)閮ㄩ浕澹撳弮鑰冪珐娌栧櫒锛屼綆鍔熺巼绶╂矕鍣≧TC锛�2鍊嬮�氱敤32浣嶅畾鏅傚櫒锛�2鍊�16浣嶅畾鏅傚櫒PWM瀹氭檪鍣ㄥ皥鐢ㄩ浕姗熸帶鍒讹紝7鍊嬮�氱敤16浣嶅畾鏅傚櫒鍜�2鍊�16浣嶄綆鍔熻�楀畾鏅傚櫒銆傚洓绋閮ㄨō(sh猫)鍌欐敮鎸乻igmadelta瑾�(di脿o)鍒跺櫒(DFSDM)鏁�(sh霉)瀛楁烤娉㈠櫒銆傚彟澶栵紝闆诲鍙仈24鍊嬪偝鎰熼�氶亾銆�
銆�銆�FlexPowerControl瓒呬綆鍔熻��
銆�銆�鈥�1.71 V ~ 3.6 V闆绘簮
銆�銆�- -40掳C鑷�85/125掳C鐨勬韩搴﹁寖鍦�
銆�銆�-鎵归噺鐛插彇妯″紡(BAM)
銆�銆�鈥擵BAT妯″紡鐨�305na:渚汻TC鍜�
銆�銆�32 x32-bit鍌欎唤瀵勫瓨鍣�
銆�銆�33na闂�(gu膩n)姗熸ā寮�(5鍊嬪枤閱掗嚌)
銆�銆�- 125 nA寰呮妯″紡(5鍊嬪枤閱掗嚌)
銆�銆�- 420 nA甯禦TC寰呮妯″紡
銆�銆�- 2.8 渭A甯禦TC鐨凷top 2
銆�銆�- 110 渭A/MHz閬嬭妯″紡(LDO妯″紡)
銆�銆�- 43 渭A/MHz閬嬭妯″紡(@ 3.3 V SMPS
銆�銆�妯″紡)
銆�銆�- 5鍊嬪緸鍋滄妯″紡鍠氶啋
銆�銆�鈥旀墍鏈夋ā寮忎笅(闄OR澶�)鍧囧彲閫茶鐕堢伀绠″埗寰�(f霉)浣�
銆�銆�闂�(gu膩n)闁�
銆�銆�鈥斺�斾簰閫ｇ煩闄�
銆�銆�鏍稿績:Arm32浣岰ortex-M4 CPU锛屽付FPU锛�
銆�銆�鑷仼鎳�(y墨ng)瀵︽檪鍔犻�熷櫒(ART
銆�銆�鍔犻�熷櫒)鍏佽ū0绛夊緟鐙�鎱�(t脿i)鍩�(zh铆)琛�
銆�銆�寰為杻瀛�锛岄牷鐜囬珮閬�120 MHz锛�
銆�銆�寰檿鐞嗗櫒锛�150 DMIPS/1.25 DMIPS/MHz
銆�銆�(Dhrystone 2.1)鍜孌SP鎸囦护
銆�銆�鎬ц兘benckmark
銆�銆�- 1.25 DMIPS/MHz(骞茬煶2.1)
銆�銆�- 409.20 Coremark(3.41 Coremark/MHz
銆�銆�@120 MHz)
銆�銆�鑳芥簮benckmark
銆�銆�- 233 ULPMarkCP瑭曞垎
銆�銆�- 56.5 ULPMarkPP瑭曞垎
銆�銆�鏅傞悩婧�
銆�銆�- 4鍒�48 MHz鏅堕珨鎸暕鍣�
銆�銆�- 32 kHz鏅堕珨鎸暕鍣≧TC (LSE)
銆�銆�-鍏�(n猫i)閮�16 MHz宸ュ粻淇暣RC(卤1%)
銆�銆�-鍏�(n猫i)閮ㄤ綆鍔熺巼32 kHz RC(卤5%)
銆�銆�-鍏�(n猫i)閮ㄥ閫�100 kHz鑷�48 MHz
銆�銆�鎸暕鍣�锛岀敱LSE鑷嫊瑾�(di脿o)鏁�(鍎�(y艒u)浜�
銆�銆�卤0.25%鐨勭簿搴�)
銆�銆�-鍏�(n猫i)閮�48 MHz锛屽付鏅傞悩鎭㈠京(f霉)
銆�銆�- 3鍊嬮帠鐩哥挵(hu谩n)绯荤当(t菕ng)鏅傞悩锛孶SB锛岄煶闋�锛孉DC
銆�銆�甯禜W鏃ユ锛岃鍫卞拰鏍℃簴鐨凴TC
銆�銆�鏀寔澶氶仈24鍊嬮浕瀹规劅鎳�(y墨ng)閫氶亾
銆�銆�瑙告懜閸�锛岀窔鎬у拰鏃嬭綁(zhu菐n)瑙告懜鍌虫劅鍣�
銆�銆�楂樼礆鍦栧舰鍔熻兘
銆�銆�- Chrom-ART鍔犻�熷櫒(DMA2D)鐨�
銆�銆�澧炲挤鐨勫湒褰㈠収(n猫i)瀹瑰壍(chu脿ng)寤�
銆�銆�- Chrom-GRC (GFXMMU)鍏佽ū楂橀仈
銆�銆�20%鐨勫湒褰㈣硣婧愬劒(y艒u)鍖�
銆�銆�- MIPIDSI涓绘鎺у埗鍣紝甯舵湁鍏╁�婦SI
銆�銆�杌婇亾閬嬭楂橀仈500 Mbits/s姣�
銆�銆�鈥斺�擫CD-TFT鎺у埗鍣�
銆�銆�16鍊嬪畾鏅傚櫒:2鍊�16浣嶉珮绱氶浕姗熸帶鍒�锛�
銆�銆�2 脳 32浣嶅拰5 脳 16浣嶉�氱敤锛�2x
銆�銆�16浣嶅熀鏈�锛�2x浣庡姛鑰�16浣嶅畾鏅傚櫒
銆�銆�(鍙湪鍋滄妯″紡涓嬩娇鐢�)锛�2鍊嬬湅闁�鐙�锛�
銆�銆�SysTick瑷堟檪鍣�
銆�銆�澶氶仈136鍊嬪揩閫烮/ o锛屾渶澶�5 v瀹归檺锛屾渶澶�14鍊�
銆�銆�鐛ㄧ珛渚涢浕鐨処/ o闄嶈嚦1.08 V
銆�銆�瑷樻喍
銆�銆�- 2mbyte Flash, 2鍊嬮妧琛岃畝瀵�锛�
銆�銆�灏堟湁浠ｇ⒓璁�鍑轰繚璀�
銆�銆�鈥�640 Kbytes SRAM锛屽寘鎷�64kbytes
銆�銆�浣跨敤纭欢濂囧伓鏍￠
銆�銆�鈥斿閮ㄥ収(n猫i)瀛樻帴鍙�锛岀敤浜庨潨鎱�(t脿i)
銆�銆�鏀寔SRAM, PSRAM锛�
銆�銆�NOR, NAND鍜孎RAM瀛樺劜鍣�
銆�銆�- 2 x OctoSPI鍏�(n猫i)瀛樻帴鍙�
銆�銆�鐢ㄤ簬sigma delta瑾�(di脿o)鍒跺櫒鐨�4鍊嶆暩(sh霉)瀛楁烤娉㈠櫒
鍟嗗搧鍒嗛 | MCU寰帶鍒跺櫒 | 绋嬪簭瀛樺劜瀹归噺 | 2MB锛�2M x 8锛� |
鍝佺墝 | ST(鎰忔硶鍗婂皫(d菐o)楂�) | 绋嬪簭瀛樺劜鍣ㄩ鍨� | 闁冨瓨 |
灏佽 | 100-LQFP锛�14x14锛� | EEPROM瀹归噺 | - |
鍟嗗搧妯欑敖 | 瓒呬綆鍔熻��MCU | RAM澶у皬 | 640K x 8 |
鏍稿績铏曠悊鍣� | ARM Cortex-M4 | 闆诲-渚涢浕(Vcc/Vdd) | 1.71V ~ 3.6V |
鍏�(n猫i)鏍歌(gu墨)鏍� | 32-浣� | 鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻涘櫒 | A/D 16x12b锛汥/A 2x12b |
閫熷害 | 120MHz | 鎸暕鍣ㄩ鍨� | 鍏�(n猫i)閮� |
閫ｆ帴鑳藉姏 | CANbus锛孍BI/EMI锛孖2C锛孖rDA锛孡INbus锛孧MC/SD锛孲AI锛孲PI锛孶ART/USART锛孶SB OTG | 宸ヤ綔婧害 | -40掳C ~ 85掳C锛圱A锛� |
澶栬ō(sh猫) | 娆犲妾㈡脯/寰�(f霉)浣�锛孌MA锛孭OR锛孭WM锛學DT | 瀹夎椤炲瀷 | 琛ㄩ潰璨艰鍨� |
I/O鏁�(sh霉) | 83 | 鍩烘湰鐢�(ch菐n)鍝佺法铏� | STM32L4R5 |
婵曟埃鏁忔劅鎬х瓑绱�(MSL) | 3锛�168 灏忔檪锛� | HTSUS | 8542.31.0001 |
ECCN | 3A991A2 | REACH鐙�鎱�(t脿i) | 闈� REACH 鐢�(ch菐n)鍝� |
STM32L4R5VIT6鍘熺悊鍦�
STM32L4R5VIT6寮曡叧鍦�
STM32L4R5VIT6灏佽
STM32L4R5VIT6绲插嵃
STM32L4R5VIT6鏂欒櫉瑙ｉ噵
IC鍨嬭櫉绱㈠紩锛� A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9
©2025 缍韩闆诲瓙甯傚牬缍�(w菐ng)锛坵ww.dzsc.com锛夈��缍�(j墨ng)鐕熻ū鍙瓑绶ㄨ櫉锛�娴橞2-20050339 鐗堟瑠(qu谩n)鑱叉槑
鍗佸叚骞村皥娉ㄦ墦閫犲劒(y艒u)璩�(zh矛)闆诲瓙鍏冨櫒浠堕噰璩肩恫(w菐ng)銆両C浜ゆ槗骞宠嚭銆�
璨峰鏈嶅嫏(w霉)鐔辩窔锛�0571-85317666 | 璨峰鏈嶅嫏(w霉)閮≦Q锛�
璩ｅ鏈嶅嫏(w霉)鐔辩窔锛�0571-85317586 | 璩ｅ鏈嶅嫏(w霉)閮≦Q锛�
