鏅傞枔锛�2025/5/8 14:12:28
闁辫畝锛�20
PAL10L8A2NC 鏄竴绋彲绶ㄧ▼闄ｅ垪閭忚集锛圥rogrammable Array Logic锛孭AL锛夊櫒浠�锛屽爆浜� PAL 绯诲垪涓殑灏忓瀷寰╅洔鍙法绋嬮倧杓櫒浠讹紙CPLD锛�銆傝┎鑺墖鐢� Monolithic Memories Inc.锛� MMI 锛夐枊鐧�(f膩)锛屽唬娉涚敤浜庣祫鍚堥倧杓拰鏅傚簭閭忚集闆昏矾鐨勮ō瑷�銆侾AL10L8 鎻愪緵浜� 10 鍊嬭几鍏ョ鍜� 8 鍊嬪畯鍠厓锛圡acrocell锛�锛屾敮鎸佸绋暩瀛楅倧杓姛鑳藉鐝�锛屼緥濡傝纰煎櫒銆佽▓鏁稿櫒銆佺媭鎱�(t脿i)姗熺瓑銆�
銆�銆�閫欑ó鑺墖鐨勬灦妲嬪熀浜庤垏闄ｅ垪鍙法绋嬨�佹垨闄ｅ垪鍥哄畾鐨勯倧杓祼妲�锛屼娇寰楄ō瑷堜汉鍝″彲浠ラ潏娲诲湴閰嶇疆鍏ч儴閭忚集鍔熻兘锛屽悓鏅備繚鎸佽純楂樼殑閫熷害鍜岃純浣庣殑鍔熻��銆�
鍨嬭櫉锛歅AL10L8A2NC
銆�銆�灏佽锛�20 寮曡叧 DIP 鎴� PLCC
銆�銆�杓稿叆鏁搁噺锛�10
銆�銆�杓稿嚭鏁搁噺锛�
銆�銆�瀹忓柈鍏冩暩閲忥細8
銆�銆�宸ヤ綔闆诲锛�5V
銆�銆�鏈�澶у偝鎾欢閬诧細30ns
銆�銆�绶ㄧ▼鏂瑰紡锛歎V 鍙摝闄PROM
銆�銆�宸ヤ綔婧害鑼冨湇锛�0掳C 鑷� +70掳C
PAL10L8A2NC 鐨勬牳蹇冪壒鎬у寘鎷細
銆�銆�1. 楂橀�熸�ц兘锛氱敱浜庡叾鍥哄畾鐨勬垨闄ｅ垪绲愭锛屼俊铏熷偝鎾欢閬查潪甯镐綆锛岄仼鍚堥渶瑕佸揩閫熼熆鎳夌殑鎳夌敤鍫存櫙銆�
銆�銆�2. UV 鍙摝闄ょ法绋嬶細鍏佽ū鐢ㄦ埗澶氭閲嶆柊绶ㄧ▼鍣ㄤ欢锛屽緸鑰屽湪闁嬬櫦(f膩)闅庢鎻愪緵闈堟椿鎬с��
銆�銆�3. 绨″柈鏄撶敤锛氶噰鐢ㄧ稉鍏哥殑 PAL 绲愭锛屼娇鐢� ABEL 绛夌‖浠舵弿杩拌獮瑷�閫茶瑷▓锛屼究浜庡伐绋嬪斧鐞嗚В鍜屼笂鎵�銆�
銆�銆�4. 灏忓阀灏佽锛�20 寮曡叧 DIP 鍜� PLCC 灏佽浣垮畠閬╃敤浜庣┖闁撳彈闄愮殑鐠�(hu谩n)澧冦��
銆�銆�5. 寤ｆ硾鍏煎鎬э細鑸囨婧� TTL 鍜� CMOS 閭忚集闆诲钩鍏煎锛屾柟渚胯垏鍏朵粬鏁稿瓧闆昏矾闆嗘垚銆�
銆�銆�6. 鎴愭湰鏁堢泭楂橈細鐩告瘮 FPGA 鎴栧叾浠栨洿寰╅洔鐨勫彲绶ㄧ▼閭忚集鍣ㄤ欢锛孭AL10L8 鎻愪緵浜嗘�у児姣旀洿楂樼殑瑙ｆ焙鏂规銆�
PAL10L8A2NC 甯歌鐨勬噳鐢ㄩ牁鍩熷寘鎷細
銆�銆�1. 绲勫悎閭忚集闆昏矾锛氬鍦板潃瑙ｇ⒓鍣�銆佹暩鎿氶伕鎿囧櫒鍜屽璺京鐢ㄥ櫒銆�
銆�銆�2. 鏅傚簭閭忚集闆昏矾锛氬瑷堟暩鍣�銆佺Щ浣嶅瘎瀛樺櫒鍜岀媭鎱�(t脿i)姗熴��
銆�銆�3. 鎺ュ彛鎺у埗锛氱敤浜庡井铏曠悊鍣ㄧ郴绲辩殑 I/O 鎿村睍鍜屽瑷帴鍙ｈō瑷�銆�
銆�銆�4. 宸ユキ(y猫)鑷嫊鍖栵細瀵︾従绨″柈鐨勬帶鍒堕倧杓紝娓涘皯灏嶅閮ㄥ垎绔嬪厓浠剁殑闇�姹�銆�
銆�銆�5. 娑堣不椤為浕瀛愮敘鍝侊細鐢ㄤ簬鏃╂湡闆昏姗�銆侀煶闊胯ō鍌欏拰鍏朵粬瀹剁敤闆诲櫒鐨勬帶鍒堕浕璺腑銆�
銆�銆�6. 娓│娓噺瑷倷锛氱偤娓│鍎�鍣ㄦ彁渚涘畾鍒跺寲鐨勯倧杓姛鑳�銆�
銆�銆�闇�瑕佹敞鎰忕殑鏄�锛孭AL10L8A2NC 鏇撮仼鐢ㄤ簬杓冭�佸紡鐨勬暩瀛楃郴绲辫ō瑷�锛岀従浠ｇ郴绲卞彲鑳芥洿澶氫緷璩翠簬 FPGA 鎴� ASIC 鎶�琛�銆�
PAL10L8A-25PC, GAL16V8
