鏅傞枔锛�2025/5/9 17:57:52
闁辫畝锛�30
EP3SE110F1152I3 鏄敱 Altera锛堢従(xi脿n)宸茶 Intel 鏀惰臣锛夌敓鐢㈢殑涓�娆� Stratix III 绯诲垪 FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛�銆傝┎绯诲垪鑺墖浠ュ叾楂樻�ц兘鍜岄珮瀵嗗害閭忚集璩囨簮钁楃ū锛岄仼鐢ㄤ簬寰╅洔淇¤櫉铏曠悊銆侀�氫俊绯荤当(t菕ng)銆佸湒鍍忚檿鐞嗗拰鍏朵粬楂樻�ц兘瑷堢畻闋樺煙銆�
銆�銆�Stratix III 绯诲垪鐨勬灦妲嬭ō瑷堟棬鍦ㄦ彁渚涘崜瓒婄殑鎬ц兘鍜屽姛鑰楁晥鐜�锛屽悓鏅傛敮鎸佸绋� I/O 妯欐簴鍜屽崝(xi茅)璀般�侲P3SE110F1152I3 鍏烽珨鍨嬭櫉涓殑鏁�(sh霉)瀛楀拰瀛楁瘝浠ｈ〃鍏惰硣婧愯(gu墨)妯�銆佸皝瑁濋鍨嬩互鍙婇�熷害绛夌礆銆�
閭忚集鍠厓锛�110,430
銆�銆�RAM 璩囨簮锛�7.1 Mb
銆�銆�DSP 妯″锛�360
銆�銆�I/O 鏁�(sh霉)閲忥細684
銆�銆�閰嶇疆闁冨瓨锛氫笉闆嗘垚
銆�銆�灏佽椤炲瀷锛欶BGA 1152
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C
銆�銆�鏍稿績闆诲锛�1.0V
銆�銆�I/O 闆诲锛�1.5V/1.8V/2.5V/3.3V
EP3SE110F1152I3 鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮鍜屽祵鍏ュ紡鍔熻兘妯″锛屼緥濡� DSP 濉娿�丷AM 鍜屽璺京鐢ㄥ櫒绛�銆傞�欎簺鐗规�т娇寰楀畠闈炲父閬╁悎鐢ㄤ簬闇�瑕佸ぇ瑕�(gu墨)妯℃暩(sh霉)鎿�(j霉)铏曠悊鐨勬噳鐢ㄥ牬鏅��
銆�銆�鍏� Stratix III 鏋舵閲囩敤浜嗗厛閫茬殑 65nm 鍒堕�犲伐钘�锛屽湪闄嶄綆鍔熻�楃殑鍚屾檪鎻愬崌浜嗘�ц兘銆�
銆�銆�FPGA 鍏ч儴闆嗘垚浜嗛珮閫熶覆琛屾敹鐧�(f膩)鍣�锛屾渶楂橀�熷害鍙仈 6.375Gbps锛屾敮鎸佸绋�氫俊鍗�(xi茅)璀�锛屽 PCIe銆丟bE 鍜� CPRI銆�
銆�銆�姝ゅ锛岃┎鍣ㄤ欢閭勫叿鏈夐潏娲荤殑鏅傞悩绠＄悊鍔熻兘锛屽寘鎷� PLL 鍜� DLL锛屼互婊胯冻涓嶅悓鐨勬檪閻樺垎閰嶉渶姹�銆�
銆�銆�鍦ㄩ枊鐧�(f膩)鏂归潰锛孖ntel Quartus Prime 杌熶欢鎻愪緵浜嗗畬鏁寸殑宸ュ叿閺堟敮鎸�锛屽寘鎷ō瑷堣几鍏�銆佺稖鍚�銆佸竷灞�甯冪窔鍜屾檪搴忓垎鏋愮瓑鍔熻兘銆�
EP3SE110F1152I3 寤ｆ硾鎳夌敤浜庡悇绋珮鎬ц兘瑷堢畻闋樺煙锛屽寘鎷絾涓嶉檺浜庯細
銆�銆�1. 鐒＄窔鍩虹瑷柦瑷倷锛屽鍩虹珯涓殑鍩哄付铏曠悊鍠厓銆�
銆�銆�2. 楂橀�熸暩(sh霉)鎿�(j霉)鍌宠几绯荤当(t菕ng)锛屼緥濡傚厜绾栭�氫俊缍�(w菐ng)绲′腑鐨勮綁鐧�(f膩)鍣ㄦ垨璺敱鍣ㄣ��
銆�銆�3. 瑕栭牷鍜屽湒鍍忚檿鐞�锛屾瘮濡傚鏅傝闋荤法纰艰В纰�銆佸湒鍍忓寮风瓑浠诲嫏銆�
銆�銆�4. 宸ユキ(y猫)鑷嫊鍖栨帶鍒�锛岀壒鍒ユ槸灏嶉熆鎳夋檪闁撳拰绮惧害瑕佹眰杓冮珮鐨勫牬鍚堛��
銆�銆�5. 閱�(y墨)鐧傛垚鍍忚ō鍌�锛岀敤浜庡京闆滅殑鍦栧儚閲嶅缓绠楁硶瀵︾従(xi脿n)銆�
銆�銆�6. 娓│娓噺鍎�鍣�锛屾彁渚涘畾鍒跺寲鐨勪俊铏熺敓鎴愯垏閲囬泦瑙ｆ焙鏂规銆�
EP3SE110F780C2, EP3SE110F780I3
