EP2AGX95EF35I3N 鏅�(sh铆)闁擄細2023/7/28 11:57:33 闁辫畝锛�889

鐢�(ch菐n)鍝佹杩�

鐢�(ch菐n)鍝佸瀷铏�(h脿o)	EP2AGX95EF35I3N
鎻忚堪	闆嗘垚闆昏矾FPGA 452 I/O 1152FBGA
鍒嗛	闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡-FPGA(鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪)
鍒堕€犲晢	鑻辩壒鐖�
绯诲垪	Arria II GX
鎵撳寘	鎵樼洡
闆朵欢鐙€鎱�(t脿i)	閬庢檪(sh铆)鐨�
闆诲-闆绘簮	0.87V?0.93V
宸ヤ綔婧害	-40掳C?100掳C(TJ)
鍖呰/绠�	1152-BBGA锛孎(xi脿n)CBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏寘瑁�	1152-FBGA(35x35)
鍩烘湰闆朵欢铏�(h脿o)	EP2AGX95

鐢�(ch菐n)鍝佸湒鐗�

EP2AGX95EF35I3N

瑕�(gu墨)鏍煎弮鏁�(sh霉)

鍙法绋嬮倧杓鍨�	鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪
绗﹀悎REACH	鏄�
绗﹀悎姝愮洘RoHS	鏄�
鐙€鎱�(t脿i)	杞�(zhu菐n)鍏�
鏈€澶ф檪(sh铆)閻橀牷鐜�	500.0鍏嗚但
JESD-30浠ｇ⒓	S-PBGA-B1152
JESD-609浠ｇ⒓	1铏�(h脿o)
绺絉AM浣�	6839296
杓稿叆鏁�(sh霉)閲�	452.0
閭忚集鍠厓鏁�(sh霉)	89178.0
杓稿嚭鏁�(sh霉)	452.0
绔瓙鏁�(sh霉)	1152
鏈€浣庡伐浣滄韩搴�	-40鈩�
鏈€楂樺伐浣滄韩搴�	100鈩�
宄板€煎洖娴佹韩搴�(鈩�)	鏈(bi膩o)鏄�
闆绘簮	0.9,1.2 / 3.3,1.5,2.5
璩囨牸鐙€鎱�(t脿i)	涓嶅悎鏍�
搴ч珮	2.6姣背
瀛愰鍒�	鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪
闆绘簮闆诲妯�(bi膩o)绋�	0.9浼�
鏈€灏忎緵闆婚浕澹�	0.87浼�
鏈€澶ч浕婧愰浕澹�	0.93浼�
瀹夎椤炲瀷	琛ㄩ潰璨艰
鎶€琛�(sh霉)	CMOS
婧害绛夌礆(j铆)	鐢�(ch菐n)妤�(y猫)
绲傜瀹屾垚	閷妧閵�
绲傜琛ㄦ牸	鐞�
绔瓙闁撹窛	1.0姣背
绲傜浣嶇疆	搴曢儴
鏅�(sh铆)闁揁宄板€煎洖娴佹韩搴︽渶澶у€�(绉�)	鏈(bi膩o)鏄�
闀�(zh菐ng)搴�	35.0姣背
瀵害	35.0姣背
鍖呰涓婚珨鏉愭枡	濉戞枡/鐠�(hu谩n)姘фü鑴�
鍖呰浠ｇ⒓	HBGA
鍖呰绛夋晥浠ｇ⒓	BGA1152,34X34,40
鍖呰褰㈢媭	寤ｅ牬(ch菐ng)
鍖呰褰㈠紡	缍�(w菐ng)鏍奸櫍鍒楋紝鏁ｇ啽鐗�/濉炲瓙
鍒堕€犲晢鍖呰瑾�(shu艒)鏄�	35 X 35 MM锛岀劇(w煤)閴涳紝MS-034锛孎(xi脿n)BGA-1152

鐠�(hu谩n)澧冭垏鍑哄彛鍒嗛

鐒�(w煤)閴涚媭鎱�(t脿i)/RoHS鐙€鎱�(t脿i)	鐒�(w煤)閴�/绗﹀悎RoHS
姘村垎鏁忔劅鎬ф按骞�(MSL)	3(168灏忔檪(sh铆))

鐗归粸(di菐n)

鈻�40绱嶇背锛屼綆鍔熻€桭PGA寮曟搸

鑷仼鎳�(y墨ng)閭忚集妯″(ALM)鎻愪緵妤�(y猫)鐣屾渶楂樼殑閭忚集鏁堢巼
鍏几鍏ュ彲纰庢煡鎵捐〃(LUT)
瀛樺劜(ch菙)鍣ㄩ倧杓櫍鍒楁ā濉�(MLAB)锛岀敤浜庨珮鏁堝(sh铆)鐝�(xi脿n)灏忓瀷FIFO

鈻犻珮閬�(d谩)550 MHz鐨勯珮鎬ц兘鏁�(sh霉)瀛椾俊铏�(h脿o)铏曠悊(DSP)妯″

鍙厤缃偤9 x 9浣�锛�12 x 12浣�锛�18 x 18浣嶅拰36 x 36浣嶅叏绮惧害涔樻硶鍣ㄤ互鍙�18 x 36浣嶉珮绮惧害涔樻硶鍣�
纭法纰肩殑鍔犳硶鍣�锛屾笡娉曞櫒锛岀疮鍔犲櫒鍜屾眰鍜屽嚱鏁�(sh霉)
鑸嘇ltera 鐨凪ATLAB鍜孌SP Builder杌熶欢瀹屽叏闆嗘垚鐨勮ō(sh猫)瑷�(j矛)娴佺▼

鈻犳渶澶х郴绲�(t菕ng)甯跺

澶氶仈(d谩)24鍊�(g猫)鍩轰簬鍏ㄩ洐宸ユ檪(sh铆)閻樻暩(sh霉)鎿�(j霉)鎭㈠京(f霉)(CDR)鐨勬敹鐧�(f膩)鍣紝鏀寔600 Mbps鍜�6.375 Gbps涔嬮枔鐨勯€熺巼
灏堢敤闆昏矾鍙敮鎸佹祦琛岀殑涓茶鍗�(xi茅)璀扮殑鐗╃悊灞ゅ姛鑳�锛屽寘鎷琍CIe Gen1鍜孭CIe Gen2锛孏bps浠ュお缍�(w菐ng)锛屼覆琛孯apidIO?(SRIO)锛屽叕鍏卞叕鐢ㄧ劇(w煤)绶氭帴鍙�(CPRI)锛孫BSAI锛孲D / HD / 3G / ASI涓茶鏁�(sh霉)瀛楁帴鍙�(SDI)锛孹AUI鍜岀啊(ji菐n)鍖朮AUI (RXAUI)锛孒iGig / HiGig +锛孲ATA /涓茶閫ｆ帴SCSI(SAS)锛孏PON锛孲erialLite II锛屽厜绾栭€氶亾锛孲ONET / SDH锛屽洜鐗规媺鑲�锛屼覆琛屾暩(sh霉)鎿�(j霉)杞�(zhu菐n)鎻涘櫒(JESD204)鍜孲FI-5 銆�

鈻犲叿鏈夊祵鍏ュ紡纭琁P妯″鐨勫畬鏁碢IPE鍗�(xi茅)璀拌В姹烘柟妗�锛岃┎妯″鎻愪緵鐗╃悊鎺ュ彛鍜屽獟楂旇í鍟忔帶鍒�(PHY / MAC)灞わ紝鏁�(sh霉)鎿�(j霉)閺堣矾灞ゅ拰浜嬪嫏(w霉)灞ゅ姛鑳�

鈻犻嚌灏�(du矛)楂樺付瀵郴绲�(t菕ng)鎺ュ彛閫�(j矛n)琛屼簡鍎�(y艒u)鍖�

澶氶仈(d谩)726鍊�(g猫)鐢ㄦ埗I / O寮曡叧鎺掑垪鍦ㄥ閬�(d谩)20鍊�(g猫)妯″鍖朓 / O bank涓�锛岄€欎簺妯″鏀寔寤ｆ硾鐨勫柈绔拰宸垎I / O妯�(bi膩o)婧�(zh菙n)
甯舵湁涓茶鍣�/瑙ｄ覆鍣�(SERDES)鍜屽嫊(d貌ng)鎱�(t脿i)鐩镐綅灏�(du矛)婧�(zh菙n)(DPA)闆昏矾鐨勯珮閫烲VDS I / O鏀寔锛屾暩(sh霉)鎿�(j霉)閫熺巼鐐�150 Mbps鑷�1.25 Gbps

鈻犱綆鍔熻€�

寤虹瓚绡€(ji茅)鑳芥妧琛�(sh霉)
3.125 Gbps鏅�(sh铆)锛屽吀鍨嬬殑鐗╃悊浠嬭唱(zh矛)闄勪欢(PMA)鍔熻€楃偤100 mW 銆�
闆嗘垚鍒癚uartus II闁嬬櫦(f膩)杌熶欢涓殑闆绘簮鍎�(y艒u)鍖�

鈻犲厛閫�(j矛n)鐨勫彲鐢ㄦ€у拰瀹夊叏鎬у姛鑳�

骞惰鍜屼覆琛岄厤缃伕闋�(xi脿ng)
鍏锋湁閲濆皪(du矛)鍠I / O鐨勮嚜鍕�(d貌ng)鏍℃簴(zh菙n)鐨勭墖涓婁覆琛�(RS)鍜岀墖涓婂苟琛�(RT)绲傜锛屼互鍙婄敤浜庡樊鍒咺 / O 鐨勭墖涓婂樊鍒�(RD)绲傜
256浣嶉珮绱�(j铆)鍔犲瘑妯�(bi膩o)婧�(zh菙n)(AES)绶ㄧ▼鏂囦欢鍔犲瘑锛岄€氶亷鏄撳け鎬у拰闈炴槗澶辨€у瘑閼板瓨鍎�(ch菙)閬搁爡(xi脿ng)鎻愪緵瑷�(sh猫)瑷�(j矛)瀹夊叏鎬�
寮�(qi谩ng)澶х殑IP鐢�(ch菐n)鍝佺祫鍚堬紝鐢ㄤ簬铏曠悊锛屼覆琛屽崝(xi茅)璀板拰鍏�(n猫i)瀛樻帴鍙�
鍏锋湁楂橀€熷ぞ灞ら€ｆ帴鍣�(HSMC)鐨勪綆鎴愭湰锛屾槗浜庝娇鐢ㄧ殑闁嬬櫦(f膩)濂椾欢

鈻犳ā鎿殑LVDS杓稿嚭鏀寔锛屾暩(sh霉)鎿�(j霉)閫熺巼楂橀仈(d谩)1152 Mbps