鏅傞枔锛�2025/5/10 18:06:54
闁辫畝锛�22
EP2AGX65DF29C5N 鏄敱 Altera锛堢従(xi脿n)鐐� Intel FPGA锛夌敓鐢㈢殑涓�娆� Cyclone II 绯诲垪 FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛�銆傝┎鑺墖閬╃敤浜庡悇绋暩(sh霉)瀛椾俊铏熻檿鐞嗗拰閭忚集鎺у埗鎳夌敤銆侰yclone II 绯诲垪浠ュ叾浣庢垚鏈拰楂樻�у児姣旇憲绋�锛岄仼鍚堟秷璨婚浕瀛�銆佸伐妤�(y猫)鎺у埗浠ュ強閫氫俊闋樺煙銆�
銆�銆�Cyclone II 鍣ㄤ欢閲囩敤鍏堥�茬殑 90nm 宸ヨ棟鍒堕��锛屽叿鍌欒睈瀵岀殑閭忚集璩囨簮銆佸祵鍏ュ紡瀛樺劜鍣ㄥ浠ュ強 DSP 鍔熻兘濉�锛岃兘澶犳豢瓒冲绋京闆滆ō瑷堥渶姹�銆�
鍨嬭櫉锛欵P2AGX65DF29C5N
銆�銆�绯诲垪锛欳yclone II
銆�銆�鍒堕�犲晢锛欰ltera锛堢従(xi脿n)鐐� Intel FPGA锛�
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細65,280
銆�銆�鏈�澶х敤鎴� I/O 寮曡叧鏁�(sh霉)锛�303
銆�銆�鍏ч儴 RAM 绺介噺锛�1,404 Kb
銆�銆�DSP 鍔熻兘濉婃暩(sh霉)閲忥細鐒�
銆�銆�閰嶇疆闁冨瓨锛氫笉闆嗘垚
銆�銆�渚涢浕闆诲 VCCINT锛�1.2V
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C
銆�銆�灏佽椤炲瀷锛欶BGA锛堢窗闁撹窛鐞冩煹闄ｅ垪锛�
銆�銆�寮曡叧鏁�(sh霉)锛�672
EP2AGX65DF29C5N 灞簬 Cyclone II 绯诲垪 FPGA锛屽叾涓昏鐗归粸濡備笅锛�
銆�銆�1. 楂樺瘑搴﹂倧杓硣婧愶細鎿佹湁 65,280 鍊嬮倧杓柈鍏冿紙LE锛�锛岄仼鍚堜腑鍒板ぇ瑕�(gu墨)妯＄殑鏁�(sh霉)瀛楅浕璺ō瑷�銆�
銆�銆�2. 澶у閲忓瓨鍎插櫒锛氶厤鍌� 1,404 Kb 鐨勫祵鍏ュ紡瀛樺劜鍣ㄥ锛屽彲鐢ㄤ簬鏁�(sh霉)鎿氱珐娌�銆佹煡鎵捐〃绛�銆�
銆�銆�3. 蹇�� I/O 鏀寔锛氭敮鎸侀珮閬� 326 MHz 鐨� I/O 鏁�(sh霉)鎿氶�熺巼锛岄仼鎳夐珮閫熸帴鍙ｉ渶姹�銆�
銆�銆�4. 鍙伕鏅傞悩绠＄悊锛氬収缃� PLL锛堥帠鐩哥挵(hu谩n)锛夋ā濉�锛屼究浜庣敓鎴愮簿纰虹殑鏅傞悩淇¤櫉銆�
銆�銆�5鍕曟厠(t脿i)鑸囬潨鎱�(t脿i)鍔熻�楀劒(y艒u)鍖栨妧琛�锛岄’钁楅檷浣庢暣楂旇兘鑰�銆�
銆�銆�6. 鎴愭湰鏁堢泭楂橈細Cyclone II 绯诲垪浠ヨ純浣庣殑鎴愭湰鎻愪緵楂樻�ц兘锛屾槸澶ф壒閲忔噳鐢ㄧ殑鐞嗘兂閬告搰銆�
銆�銆�7. 鏄撶敤鎬э細鏀寔 Quartus II 闁嬬櫦(f膩)宸ュ叿锛岀啊鍖栬ō瑷堟祦绋嬪苟鍔犻�熺敘鍝佷笂甯傛檪闁�銆�
EP2AGX65DF29C5N 鑺墖寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 娑堣不椤為浕瀛愮敘鍝侊細濡傛闋傜洅銆侀’绀哄櫒銆佹父鎴茶ō鍌欑瓑銆�
銆�銆�2. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ簬瀵︽檪鎺у埗銆佹暩(sh霉)鎿氶噰闆嗗拰閫氫俊鎺ュ彛闁嬬櫦(f膩)銆�
銆�銆�3. 閫氫俊绯荤当(t菕ng)锛氬寘鎷恫绲′氦鎻涙銆佽矾鐢卞櫒鍙婄劇绶氬熀绔欎腑鐨勪俊铏熻檿鐞�銆�
銆�銆�4. 鍦栧儚铏曠悊锛氬鐝�(xi脿n)瑕栭牷绶ㄨВ纰�銆佸湒鍍忓寮风瓑鍔熻兘銆�
銆�銆�5. 閱�(y墨)鐧傝ō鍌欙細鏀寔瓒呰伈娉㈡垚鍍�銆佹偅鑰呯洠(ji膩n)璀峰剙绛夎ō鍌欎腑鐨勪俊铏熻檿鐞嗕换鍕�銆�
銆�銆�6. 姹借粖闆诲瓙锛氬剙琛ㄧ洡椤ず銆佽粖杓夊妯傜郴绲�(t菕ng)鍙婇椐涜紨鍔╁姛鑳界殑闁嬬櫦(f膩)銆�
EP2C35F672C6, EP2C50F672C6, EP2AGX130DF29C5N
