EP2AGX65CU17C6N 鏅�(sh铆)闁擄細2025/6/6 10:35:40 闁辫畝锛�4

EP2AGX65CU17C6N 鏄敱 Altera锛堢従(xi脿n)鐐� Intel FPGA锛夊叕鍙哥敓鐢�(ch菐n)鐨勪竴娆鹃珮鎬ц兘 FPGA 鑺墖锛屽爆浜� Arria GX 绯诲垪銆傝┎绯诲垪 FPGA 闆嗘垚浜嗚睈瀵岀殑閭忚集璩囨簮鍜屾敹鐧�(f膩)鍣ㄥ姛鑳斤紝閬╃敤浜庨€氫俊銆佸伐妤�(y猫)鎺у埗銆佸唬鎾闋讳互鍙婂叾浠栭渶瑕侀珮甯跺鏁�(sh霉)鎿�(j霉)铏曠悊鐨勬噳(y墨ng)鐢ㄥ牬(ch菐ng)鏅�銆�
銆€銆€Arria GX 绯诲垪浠ュ叾浣庢垚鏈拰楂樿兘鏁堣憲绋�锛屽悓鏅�(sh铆)鎻愪緵浜嗗挤(qi谩ng)澶х殑淇¤櫉(h脿o)铏曠悊鑳藉姏鍜岄潏娲荤殑 I/O 鏀寔锛岃兘澶犳豢瓒冲绋京(f霉)闆滅郴绲�(t菕ng)瑷�(sh猫)瑷�(j矛)鐨勯渶姹傘€�

鍙冩暩(sh霉)

鍨嬭櫉(h脿o)锛欵P2AGX65CU17C6N
銆€銆€鍝佺墝锛欰ltera锛圛ntel FPGA锛�
銆€銆€绯诲垪锛欰rria GX
銆€銆€FPGA 鏋舵(g貌u)锛歋tratix II 鎶€琛�(sh霉)琛嶇敓
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 65,000 鍊�(g猫)
銆€銆€RAM 璩囨簮锛氱磩 4.8 Mb
銆€銆€DSP 妯″锛氭敮鎸佸閬�(d谩) 120 鍊�(g猫) 18x18 涔樻硶鍣�
銆€銆€鏀剁櫦(f膩)鍣ㄩ€氶亾锛氭渶澶氭敮鎸� 8 鍊�(g猫)涓茶鏀剁櫦(f膩)鍣�
銆€銆€鏀剁櫦(f膩)鍣ㄩ€熺巼鑼冨湇锛�312 Mbps 鑷� 3.75 Gbps
銆€銆€I/O 鏁�(sh霉)閲忥細瓒呴亷 440 鍊�(g猫)
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C
銆€銆€灏佽褰㈠紡锛欶BGA 1020

鐗规€�

EP2AGX65CU17C6N 鍏峰倷浠ヤ笅涓昏鐗规€э細
銆€銆€1. 楂樻€ц兘 FPGA 鏋舵(g貌u)锛氬熀浜� Stratix II 鎶€琛�(sh霉)骞宠嚭(t谩i)闁嬬櫦(f膩)锛屾彁渚涘嚭鑹茬殑鏅�(sh铆)搴忔€ц兘鍜岃硣婧愬埄鐢ㄧ巼銆�
銆€銆€2. 寮�(qi谩ng)澶х殑鏀剁櫦(f膩)鍣ㄥ姛鑳斤細闆嗘垚澶氬€�(g猫)楂橀€熶覆琛屾敹鐧�(f膩)鍣�锛屽彲鏀寔鍖呮嫭 PCIe銆乆AUI 鍜� CPRI 鍦ㄥ収(n猫i)鐨勫绋崝(xi茅)璀�銆�
銆€銆€3. 闈堟椿鐨勯倧杓垏瀛樺劜(ch菙)璩囨簮锛氭搧鏈夎睈瀵岀殑閭忚集鍠厓銆佸祵鍏ュ紡 RAM 濉婁互鍙� DSP 妯″锛岄仼鍚堝京(f霉)闆滅殑绠楁硶瀵�(sh铆)鐝�(xi脿n)銆�
銆€銆€4. 浣庡姛鑰楄ō(sh猫)瑷�(j矛)锛氶噰鐢ㄥ厛閫�(j矛n)鐨勫埗閫犲伐钘濆拰鍎�(y艒u)鍖栨灦妲�(g貌u)锛屽湪淇濇寔楂樻€ц兘鐨勫悓鏅�(sh铆)闄嶄綆鍔熻€�銆�
銆€銆€5. 寤ｆ硾鐨� I/O 妯�(bi膩o)婧�(zh菙n)鏀寔锛氬吋瀹瑰绋妤�(y猫)妯�(bi膩o)婧�(zh菙n)鎺ュ彛锛屽 LVDS銆丩VCMOS 绛�锛屾柟渚胯垏澶栭儴瑷�(sh猫)鍌欓€ｆ帴銆�
銆€銆€6. 鍙潬鎬ч珮锛氭敮鎸侀儴鍒嗛噸鏂伴厤缃拰鍦ㄧ窔鏇存柊鍔熻兘锛岄仼鎳�(y墨ng)鍕�(d貌ng)鎱�(t脿i)鐠�(hu谩n)澧冮渶姹�銆�

鎳�(y墨ng)鐢�

EP2AGX65CU17C6N 涓昏鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤細渚嬪鐒＄窔鍩虹珯銆佸厜绾栨帴鍏ヨō(sh猫)鍌欎腑鐨勬暩(sh霉)鎿�(j霉)鍌宠几鑸囪檿鐞嗐€�
銆€銆€2. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栵細鐢ㄤ簬瀵�(sh铆)鏅�(sh铆)鎺у埗鍜屽湒鍍忚檿鐞嗕换鍕�(w霉)銆�
銆€銆€3. 瑕栭牷鑸囧唬鎾細鏀寔楂樻竻鎴栬秴楂樻竻瑕栭牷娴佺殑绶ㄧ⒓瑙ｇ⒓鍙婃牸寮忚綁(zhu菐n)鎻�銆�
銆€銆€4. 娓�(c猫)瑭︽脯(c猫)閲忥細鐢ㄤ綔寰�(f霉)闆滀俊铏�(h脿o)鐢熸垚鎴栧垎鏋愮殑鏍稿績绲勪欢銆�
銆€銆€5. 閱�(y墨)鐧傛垚鍍忥細瀵�(sh铆)鐝�(xi脿n)蹇€熸暩(sh霉)鎿�(j霉)閲囬泦鑸囬噸寤洪亱(y霉n)绠椼€�
銆€銆€6. 宓屽叆寮忚▓(j矛)绠楋細浣滅偤灏忓瀷鍖栭珮鎬ц兘瑷�(j矛)绠楀钩鑷�(t谩i)鐨勪竴閮ㄥ垎銆�