鏅傞枔锛�2024/7/15 15:21:30
闁辫畝锛�463
EP1C6Q240C8N鏄竴娆惧彲绶ㄧ▼閭忚集鍣ㄤ欢锛團PGA锛夛紝鐢辫嫳鐗圭埦鍏徃瑷▓鍜岀敓鐢�銆傝┎鑺墖閲囩敤浜�22绱嶇背宸ヨ棟锛屾搧鏈�240,000鍊嬮倧杓柈鍏冿紝鍙鐝�(xi脿n)楂樻晥鐨勬暩瀛椾俊铏熻檿鐞嗗拰鎺у埗鍔熻兘銆傚畠閭勫収缃簡6鍊嬮珮閫熸敹鐧�(f膩)鍣�锛屾敮鎸佸绋�氫俊鍗�(xi茅)璀帮紝濡侾CI Express銆丟igabit浠ュお缍插拰DDR3 SDRAM绛夈��
銆�銆�EP1C6Q240C8N鍏锋湁浣庡姛鑰�銆侀珮鍙潬鎬у拰闈堟椿鎬х瓑鍎�(y艒u)榛烇紝鍙唬娉涙噳鐢ㄤ簬閫氫俊銆佽闋�銆侀煶闋汇�侀啱(y墨)鐧�銆佸伐妤�(y猫)鎺у埗绛夐牁鍩�銆傚畠閭勬敮鎸佸绋枊鐧�(f膩)宸ュ叿鍜岃粺浠�锛屽Quartus II闁嬬櫦(f膩)杌熶欢銆丯ios II杌熸牳铏曠悊鍣ㄧ瓑锛岃兘澶犲公鍔╁伐绋嬪斧蹇�熼枊鐧�(f膩)鍑洪珮鍝佽唱鐨勫祵鍏ュ紡绯荤当(t菕ng)銆�
銆�銆�姝ゅ锛孍P1C6Q240C8N閭勫叿鏈夊绋畨鍏ㄥ姛鑳�锛屽纭欢鍔犲瘑鍜屾暩瀛楃敖鍚嶇瓑锛屽彲淇濊绯荤当(t菕ng)涓嶅彈鎯℃剰鏀绘搳鍜屾暩鎿氭硠闇茬殑褰遍熆銆傚畠閭勬敮鎸佸绋韩搴﹁寖鍦嶅拰灏佽椤炲瀷锛屼互婊胯冻涓嶅悓鎳夌敤鍫存櫙鐨勯渶姹傘��
閭忚集鍠厓鏁革細6,048
銆�銆�鏈�澶х敤鎴堕倧杓柈鍏冩暩閲忥細5,376
銆�銆�瀛樺劜鍠厓鏁革細414,720
銆�銆�鏈�澶у瓨鍎插柈鍏冩暩閲忥細369,600
銆�銆�鏈�澶ф檪閻橀牷鐜囷細184 MHz
銆�銆�闆绘簮闆诲锛�1.2V
銆�銆�宸ヤ綔婧害鑼冨湇锛�0掳C to 85掳C
銆�銆�灏佽锛�240-pin plastic FBGA
EP1C6Q240C8N鐢卞彲绶ㄧ▼閭忚集鍠厓銆佸瓨鍎插柈鍏�銆佹檪閻樼鐞嗗柈鍏�銆佽几鍏ヨ几鍑哄柈鍏冨拰閰嶇疆鍠厓绛夌祫鎴�?锛熷垹骞婅涪澹垮鍗ь�傗啓E锛夋槸FPGA鏈�鍩烘湰鐨勫柈鍏�锛岀敤浜庡鐝�(xi脿n)鏁稿瓧閭忚集鍔熻兘銆傚瓨鍎插柈鍏冿紙Memory锛夌敤浜庡瓨鍎叉暩鎿氬拰绋嬪簭銆傛檪閻樼鐞嗗柈鍏冿紙Clock Management锛夌敤浜庣敓鎴愬拰鍒嗛厤鏅傞悩淇¤櫉銆傝几鍏ヨ几鍑哄柈鍏冿紙IO锛夌敤浜庤垏澶栭儴瑷倷閫茶鏁告摎浜や簰銆傞厤缃柈鍏冿紙Configuration锛夌敤浜庡姞杓夊拰閰嶇疆FPGA鐨勯倧杓拰瀛樺劜鍠厓銆�
FPGA鐨勫伐浣滃師鐞嗘槸閫氶亷鍙法绋嬮倧杓柈鍏�銆佸瓨鍎插柈鍏冨拰鏅傞悩绠＄悊鍠厓绛夊熀鏈柈鍏冧箣闁撶殑鐩镐簰閫ｆ帴瀵︾従(xi脿n)閭忚集鍔熻兘銆傜敤鎴跺彲浠ラ�氶亷瑷▓宸ュ叿灏囪ō瑷堝ソ鐨勯倧杓浕璺槧灏勫埌FPGA涓�锛屽苟灏囧叾閰嶇疆鍒癋PGA鐨勫瓨鍎插柈鍏冧腑銆傚湪宸ヤ綔鏅�锛孎(xi脿n)PGA鏍规摎鐢ㄦ埗鐨勮几鍏ュ拰鏅傞悩淇¤櫉锛岄�氶亷閰嶇疆鍠厓灏嶅瓨鍎插柈鍏冧腑鐨勯倧杓浕璺�茶閰嶇疆锛屽緸鑰屽鐝�(xi脿n)鎵�闇�鐨勯倧杓姛鑳�銆�
FPGA鍏锋湁闈堟椿鎬у挤銆侀噸鏂板彲閰嶇疆鎬уソ銆佽ō瑷堝懆鏈熺煭绛夊劒(y艒u)榛烇紝閬╃敤浜庨渶瑕侀珮閫�銆侀珮鍙潬鎬�銆佷綆鍔熻�楃殑鏁稿瓧闆昏矾绯荤当(t菕ng)瑷▓銆�
銆�銆�FPGA鐨勮ō瑷堥渶瑕佹帉鎻′竴瀹氱殑纭欢鎻忚堪瑾炶█锛堝Verilog銆乂HDL锛夊拰瑷▓宸ュ叿锛堝Quartus銆乂ivado锛�锛屽苟鍏锋湁涓�瀹氱殑鏁稿瓧闆昏矾瑷▓鍩虹銆�
銆�銆�FPGA鐨勮ō瑷堥渶瑕佽�冩叜閭忚集闆昏矾鐨勫劒(y艒u)鍖栧拰鏅傚簭绱勬潫绛夊晱椤�锛屼互淇濊瓑绯荤当(t菕ng)鐨勬纰烘�у拰绌�(w臎n)瀹氭�с��
FPGA鐨勮ō瑷堟祦绋嬪寘鎷互涓嬫椹燂細
銆�銆�纰哄畾瑷▓闇�姹傚拰鍔熻兘锛岄�茶瑷▓鎬濊矾鍜屾柟妗堢殑纰哄畾銆�
銆�銆�浣跨敤纭欢鎻忚堪瑾炶█锛堝Verilog銆乂HDL锛夐�茶閭忚集闆昏矾鐨勮ō瑷堝拰浠跨湡椹楄瓑銆�
銆�銆�浣跨敤瑷▓宸ュ叿锛堝Quartus銆乂ivado锛夐�茶閭忚集闆昏矾鐨勭稖鍚�銆佸竷灞�鍜屽竷绶氱瓑銆�
銆�銆�灏岶PGA閫茶閰嶇疆鍜屼笅杓�锛岄�茶瀵﹂椹楄瓑鍜岃瑭�銆�
銆�銆�閫茶鎬ц兘娓│鍜屽姛鑳介璀�锛屽皪瑷▓閫茶鍎�(y艒u)鍖栧拰鏀归��銆�
鍦‵PGA瑷▓涓�锛岄渶瑕佽�冩叜鏅傚簭绱勬潫銆佸竷绶氬欢閬�銆佹檪閻樺垎闋荤瓑鍥犵礌锛屼互淇濊瓑绯荤当(t菕ng)鐨勭┅(w臎n)瀹氭�у拰姝ｇ⒑鎬�銆�
銆�銆�鍦‵PGA鐨勯枊鐧�(f膩)涓紝闇�瑕佹敞鎰忚ō瑷堢殑鍙噸鐢ㄦ�у拰鍙摯灞曟��锛屼互渚垮湪鍚庣簩(x霉)鐨勯枊鐧�(f膩)涓兘澶犳洿濂藉湴鍒╃敤FPGA鐨勫劒(y艒u)鍕���
銆�銆�鍦‵PGA鐨勮ō瑷堜腑锛岄渶瑕佹敞鎰忓姛鑰楃殑鍟忛锛屽悎鐞嗕娇鐢ㄦ檪閻樿硣婧愬拰閭忚集璩囨簮锛屼互閬斿埌鍔熻�楁帶鍒剁殑鐩殑銆�
