EP1AGX35CF484I6N 鏅傞枔锛�2023/8/1 11:05:56 闁辫畝锛�221

鐢㈠搧姒傝堪

鐢㈠搧鍨嬭櫉	EP1AGX35CF484I6N
鎻忚堪	闆嗘垚闆昏矾FPGA 230 I/O 484FBGA
鍒嗛	闆嗘垚闆昏矾(IC)锛屽祵鍏ュ紡-FPGA(鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪)
鍒堕€犲晢	鑻辩壒鐖�
绯诲垪	闃块噷浜濭X
鎵撳寘	鎵樼洡
闆朵欢鐙€鎱�(t脿i)	娲绘€�
闆诲-闆绘簮	1.15V?1.25V
宸ヤ綔婧害	-40掳C?100掳C(TJ)
鍖呰/绠�	484-BBGA
渚涙噳鍟嗚ō鍌欏寘瑁�	484-FBGA(23x23)
鍩烘湰闆朵欢铏�	EP1AGX35

EP1AGX35CF484I6N

鐒￠墰鐙€鎱�(t脿i)/RoHS鐙€鎱�(t脿i)	鐒￠墰/绗﹀悎RoHS
姘村垎鏁忔劅鎬ф按骞�(MSL)	3(168灏忔檪)

鈻犳敹鐧�(f膩)鍣ㄦā濉婂姛鑳�

甯舵湁CDR鐨勯珮閫熶覆琛屾敹鐧�(f膩)鍣ㄩ€氶亾鏈€楂樻敮鎸�3.125 Gbps銆�
鍏锋湁4銆�8鎴�12鍊嬮珮閫熷叏闆欏伐涓茶鏀剁櫦(f膩)鍣ㄩ€氶亾鐨勮ō鍌�
鏀寔浠ヤ笅鍩轰簬CDR鐨勭附绶氭婧�-PCI Express锛屽崈鍏嗕互澶恫(w菐ng)锛孲DI锛孲erialLite II锛孹AUI鍜孲erial RapidIO锛屼互鍙婁娇鐢ㄥ叾鍩烘湰妯″紡闁嬬櫦(f膩)灏堟湁鐨�锛屽熀浜庝覆琛岀殑IP鐨勮兘鍔�
鍠崹鐨勭櫦(f膩)灏勫櫒鍜屾帴鏀跺櫒閫氶亾鎺夐浕鍔熻兘锛屽彲娓涘皯闈炴搷浣滄湡闁撶殑鍔熻€�
鐧�(f膩)閫佸櫒杓稿嚭绶╂矕鍣ㄤ笂鏀寔1.2V鍜�1.5V鍋介浕娴佹ā寮忛倧杓�(PCML)
淇¤櫉涓熷け鐨勬帴鏀跺櫒鎸囩ず鍣�(鍍呭湪PCI Express [PIPE]妯″紡涓嬪彲鐢�)
鐔辨彃鎷斿姛鑳�锛岀劇闇€浣跨敤澶栭儴瑷倷鍗冲彲鏀寔鐔辨彃鎷旀垨鐔辨彃鎷斾互鍙婇浕婧愭帓搴�
绗﹀悎PIPE锛孹AUI锛屽崈鍏嗕綅浠ュお缍�(w菐ng)锛屼覆琛屾暩(sh霉)瀛楁帴鍙�(SDI)鍜屼覆琛孯apidIO鐨勫皥鐢ㄩ浕璺�
8B / 10B绶ㄧ⒓鍣�/瑙ｇ⒓鍣ㄥ煼(zh铆)琛�8浣嶈嚦10浣嶇法纰煎拰10浣嶈嚦8浣嶈В纰�
鐩镐綅瑁滃劅FIFO绶╂矕鍗€(q奴)鍦ㄦ敹鐧�(f膩)鍣ㄦā濉婂拰閭忚集闄ｅ垪涔嬮枔鍩�(zh铆)琛屾檪閻樺煙杞夋彌
绗﹀悎XAUI鐨勯€氶亾灏嶉綂鍣�

鈻犱富瑕佽ō鍌欏姛鑳斤細

TriMatrix瀛樺劜鍣ㄧ敱涓夌óRAM濉婂ぇ灏忕祫鎴�锛屽彲瀵︾従(xi脿n)鐪熸鐨勯洐绔彛瀛樺劜鍣ㄥ拰鎬ц兘楂橀仈380 MHz鐨勫厛閫插厛鍑�(FIFO)绶╂矕鍗€(q奴)
鏈€澶�16鍊嬪叏灞€鏅傞悩缍�(w菐ng)绲�锛屾瘡鍊嬭ō鍌欐渶澶�32鍊嬪崁(q奴)鍩熸檪閻樼恫(w菐ng)绲�
楂橀€烡SP妯″鎻愪緵涔樻硶鍣�锛屼箻娉曠疮鍔犲姛鑳藉拰鏈夐檺鑴堟矕闊挎噳(FIR)婵炬尝鍣ㄧ殑灏堢敤瀵︾従(xi脿n)
姣忓€嬭ō鍌欐渶澶氬洓鍊嬪寮风殑閹栫浉鐠�(hu谩n)(PLL)鎻愪緵鎿撮牷锛屽彲绶ㄧ▼甯跺锛屾檪閻樺垏鎻涗互鍙婇珮绱氫箻娉曞拰鐩哥Щ
鏀寔澶氱ó鍠鍜屽樊鍒咺 / O妯欐簴
澶氶仈47鍊嬮€氶亾涓婄殑楂橀€熸簮鍚屾宸垎I / O鏀寔
鏀寔婧愬悓姝ョ附绶氭婧�锛屽寘鎷琒PI-4闅庢2 (POS-PHY绱氬垾4)锛孲FI-4.1锛孹SBI锛孶TOPIA IV锛孨PSI鍜孋SIX-L1
鏀寔楂橀€熷閮ㄥ瓨鍎插櫒锛屽寘鎷珼DR鍜孌DR2 SDRAM 浠ュ強SDR SDRAM
鏀寔Altera?MegaCore?鍔熻兘鍜孉ltera Megafunction鍚堜綔浼欎即瑷堝妰(AMPP SM)鐨勫鍊嬬煡璀樼敘娆婂畯鍔熻兘