鏅傞枔锛�2025/5/7 18:12:17
闁辫畝锛�27
ADP7102ACPZ-1.5R7 鏄竴娆剧敱 Analog Devices 鍏徃鐢熺敘鐨勪綆鍣伈銆佷綆澹撳樊 (LDO) 绶氭�х┅(w臎n)澹撳櫒銆傝┎鍣ㄤ欢閲囩敤鍏堥�茬殑 CMOS 宸ヨ棟鍒堕��锛屽叿鏈夐珮绮惧害杓稿嚭闆诲鍜屽揩閫熺灛鎱�(t脿i)闊挎噳鐨勭壒鎬с�侫DP7102ACPZ-1.5R7 鎻愪緵鍥哄畾杓稿嚭闆诲鐐� 1.5V锛屽苟涓斿収缃繚璀峰姛鑳藉閬庢祦淇濊鍜岀啽闂滄柗鍔熻兘锛屼娇鍏堕仼鐢ㄤ簬鍚勭ó渚挎敎寮忓拰绌洪枔鍙楅檺鐨勬噳鐢ㄥ牬鏅��
銆�銆�ADP7102绯诲垪鏀寔瀵几鍏ラ浕澹撹寖鍦�锛屽叿鏈夎純浣庣殑闈滄厠(t脿i)闆绘祦锛岄潪甯搁仼鍚堥浕姹犱緵闆荤郴绲�(t菕ng)銆傚叾灏佽褰㈠紡鐐哄皬鍨嬪寲鐨� LFCSP锛�3mm x 3mm锛�锛岃兘澶犵瘈(ji茅)鐪� PCB 闈㈢⿳銆�
鍨嬭櫉锛欰DP7102ACPZ-1.5R7
銆�銆�杓稿嚭闆诲锛�1.5V
銆�銆�杓稿叆闆诲鑼冨湇锛�1.8V 鑷� 5.5V
銆�銆�杓稿嚭闆绘祦锛�300mA
銆�銆�闈滄厠(t脿i)闆绘祦锛�45uA
銆�銆�澹撳樊闆诲锛�160mV锛堝湪300mA璨犺級涓嬶級
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +125掳C
銆�銆�灏佽锛歀FCSP 3mm 脳 3mm
銆�銆�闆绘簮绱嬫尝鎶戝埗姣旓細70dB锛堝湪1kHz闋荤巼涓嬶級
ADP7102ACPZ-1.5R7 鐨勪富瑕佺壒榛炴槸浣庡櫔鑱叉�ц兘鍜屽嚭鑹茬殑璨犺級鍙婄窔璺灛鎱�(t脿i)闊挎噳鑳藉姏銆傝┎鍣ㄤ欢閭勫叿鍌欎互涓嬬壒鎬э細
銆�銆�1. 楂樼簿搴﹁几鍑洪浕澹�锛屽吀鍨嬭宸湪 卤1% 鑼冨湇鍏�銆�
銆�銆�2. 鍏х疆杌熷暉鍕曞姛鑳斤紝鍙槻姝笂闆绘檪鐢㈢敓娴秾闆绘祦銆�
銆�銆�3. 蹇�熺灛鎱�(t脿i)闊挎噳瑷▓锛岄仼鍚堢従浠ｄ綆闆诲銆侀珮闋诲伐浣滅殑鏁稿瓧闆昏矾銆�
銆�銆�4. 浣庢帴鍦板紩鑵抽浕娴佹湁鍔╀簬寤堕暦闆绘睜澹藉懡銆�
銆�銆�5. 閬庢祦淇濊鍜岀啽闂滄柗鍔熻兘纰轰繚浜嗚ō鍌欏湪鐣板父鎯呮硜涓嬬殑瀹夊叏閬嬭銆�
銆�銆�6. 鎻愪緵鑹ソ鐨勯浕婧愭姂鍒舵瘮锛圥SRR锛�锛屾笡灏戝皠闋诲拰闁嬮棞妯″紡闆绘簮鐢㈢敓鐨勫共鎿惧奖闊裤��
銆�銆�7. 灏忓瀷鍖栧皝瑁濊ō瑷堜究浜庡湪绌洪枔鏈夐檺鐨勬噳鐢ㄤ腑浣跨敤銆�
ADP7102ACPZ-1.5R7 涓昏鎳夌敤浜庨渶瑕佺┅(w臎n)瀹氶浕澹撳拰浣庡櫔鑱茬壒鎬х殑鍫村悎锛屽寘鎷絾涓嶉檺浜庯細
銆�銆�1. 娑堣不椤為浕瀛愮敘鍝佷腑鐨勪究鏀滃紡瑷倷锛屼緥濡傛櫤鑳芥墜姗�銆佸钩鏉块浕鑵﹀拰鏁哥⒓鐩告銆�
銆�銆�2. 鍙┛鎴磋ō鍌�锛屽鏅鸿兘鎵嬭〃鍜屽仴搴风洠(ji膩n)娓缃�銆�
銆�銆�3. 鐒＄窔閫氫俊妯″锛屽寘鎷棈鐗�銆乄i-Fi 鍜� GPS 妯″銆�
銆�銆�4. 鏁告摎閲囬泦绯荤当(t菕ng)鍜屽叾浠栧皪闆绘簮璩噺瑕佹眰杓冮珮鐨勬ā鎿拰娣峰悎淇¤櫉鎳夌敤銆�
銆�銆�5. FPGA 鎴� DSP 闆绘簮杌岀殑鐢熸垚銆�
銆�銆�6. 閱�(y墨)鐧傚剙鍣�锛屽渚挎敎寮忚秴鑱茶ō鍌欐垨琛�绯栧剙绛夈��
銆�銆�鐢变簬鍏朵綆鍔熻�楀拰灏忓昂瀵哥殑鐗归粸锛孉DP7102ACPZ-1.5R7 鎴愮偤閫欎簺闋樺煙鐞嗘兂鐨勯伕鎿�銆�
ADP7102ACPZ-1.8R7
銆�銆�ADP7102ACPZ-2.5R7
銆�銆�ADP7102ACPZ-3.3R7
