5AGXMA7D6F27C6N 鏅傞枔锛�2025/4/29 13:17:52 闁辫畝锛�31

5AGXMA7D6F27C6N 鏄竴娆鹃珮鎬ц兘鐨� FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄ｅ垪锛夎姱鐗�锛屽爆浜� Intel 鐨� Stratix 10 绯诲垪銆傝┎绯诲垪 FPGA 闆嗘垚浜嗗挤澶х殑 DSP 妯″鍜岀‖鏍告诞榛炲柈鍏�锛岄仼鍚堢敤浜庨渶瑕侀珮瑷堢畻鎬ц兘鐨勬噳(y墨ng)鐢ㄥ牬鏅�锛屼緥濡傛暩(sh霉)鎿�(j霉)涓績鍔犻€�銆佺恫(w菐ng)绲�(lu貌)鍔熻兘铏涙摤鍖� (NFV) 鍜岄珮绱氫俊铏熻檿鐞嗙瓑銆傛鍨嬭櫉鏀寔澶氱ó鎺ュ彛妯欐簴锛屽苟鎻愪緵闈堟椿鐨勮ō(sh猫)瑷堥伕闋呬互婊胯冻涓嶅悓闇€姹�銆�

鍙冩暩(sh霉)

閭忚集鍠厓锛�530K
銆€銆€宓屽叆寮忓瓨鍎插櫒锛�38.5Mb
銆€銆€DSP 妯″锛�3200鍊�
銆€銆€I/O 寮曡叧锛氭渶澶�1064鍊�
銆€銆€宸ヨ棟绡€(ji茅)榛烇細14nm
銆€銆€宸ヤ綔闆诲锛�0.8V - 1.0V
銆€銆€灏佽褰㈠紡锛欶BGA-1196
銆€銆€鏈€澶ф檪閻橀牷鐜囷細1GHz浠ヤ笂

鐗规€�

閫欐 FPGA 鑺墖閲囩敤浜嗗厛閫茬殑 14nm 鍒堕€犲伐钘�锛岀⒑淇濅簡浣庡姛鑰楄垏楂樻€ц兘鐨勫畬缇庣祼(ji茅)鍚�銆�
銆€銆€鍏�(n猫i)缃睈瀵岀殑 DSP 妯″锛岃兘澶犻珮鏁堝湴鍩�(zh铆)琛屽京(f霉)闆滅殑鏁�(sh霉)瀛�(xu茅)閬嬬畻鍜屼俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆€銆€鏀寔澶氱ó楂橀€熸帴鍙ｅ崝(xi茅)璀�锛屽寘鎷� PCIe Gen4銆丏DR4 鍏�(n猫i)瀛樻帶鍒跺櫒浠ュ強 100G 浠ュお缍�(w菐ng) MAC銆�
銆€銆€鍏峰倷闈堟椿鐨勭‖浠堕厤缃兘鍔�锛岀敤鎴跺彲浠ラ€氶亷绶ㄧ▼瀵︾従(xi脿n)鑷畾缇╃殑鍔熻兘妯″銆�
銆€銆€鎻愪緵鍏ㄩ潰鐨勫畨鍏ㄧ壒鎬э紝濡� AES 鍔犲瘑銆佸畨鍏ㄥ暉鍕曞拰闃茬鏀逛繚璀�锛岀⒑淇濊ō(sh猫)瑷堢殑瀹屾暣鎬�銆�

鎳�(y墨ng)鐢�

閬╃敤浜庨珮鎬ц兘瑷堢畻銆佺恫(w菐ng)绲�(lu貌)閫氫俊瑷�(sh猫)鍌�銆佸湒鍍忚檿鐞嗙郴绲�(t菕ng)銆佷汉宸ユ櫤鑳芥帹鐞嗗姞閫熶互鍙婂伐妤�(y猫)鑷嫊鍖栨帶鍒剁瓑闋�(l菒ng)鍩�銆�
銆€銆€鍦ㄧ恫(w菐ng)绲�(lu貌)鍩虹(ch菙)瑷�(sh猫)鏂戒腑锛屽彲鐢ㄤ簬妲�(g貌u)寤鸿矾鐢卞櫒銆佷氦鎻涙鎴栭槻鐏⒒绛夐棞(gu膩n)閸电祫浠�銆�
銆€銆€鍦ㄦ暩(sh霉)鎿�(j霉)涓績鍫存櫙涓�锛岃兘浣滅偤鍗�(xi茅)铏曠悊鍣ㄦ彁鍗囩壒瀹氫换鍕�(w霉)鐨勯亱琛屾晥鐜�銆�
銆€銆€姝ゅ閭勯仼鍚堥枊鐧�(f膩)闆烽仈绯荤当(t菕ng)銆侀啱(y墨)鐧傛垚鍍忚缃互鍙婂叾浠栧皪瀵︽檪鎬у拰绮惧害瑕佹眰杓冮珮鐨勯浕瀛愮敘(ch菐n)鍝�銆�