鏅傞枔锛�2025/5/7 20:07:52
闁辫畝锛�19
5AGXMA1D4F31I5N 鏄竴娆剧敱 Intel 鎺ㄥ嚭鐨勯珮鎬ц兘 FPGA 鑺墖锛屽爆浜� Agilex 绯诲垪銆傝┎绯诲垪鑺墖閲囩敤鍏堥�茬殑 10nm 宸ヨ棟鍒堕��锛屽叿鏈夐珮搴﹂潏娲荤殑鏋舵瑷▓鍜屽挤澶х殑瑷堢畻鑳藉姏锛岃兘澶犳豢瓒冲緸閭婄罚瑷堢畻鍒版暩鎿氫腑蹇冪殑鍚勭ó寰╅洔鎳夌敤闇�姹傘��
銆�銆�Agilex 绯诲垪 FPGA 鏀寔澶氱ó楂橀�熸帴鍙ｅ崝(xi茅)璀�锛屽苟闆嗘垚浜嗚睈瀵岀殑纭牳 IP 妯″锛堝 PCIe銆丏DR 鎺у埗鍣ㄧ瓑锛�锛屽緸鑰岄檷浣庝簡闁嬬櫦(f膩)闆ｅ害骞舵彁鍗囦簡绯荤当(t菕ng)鎬ц兘銆�
鍨嬭櫉锛�5AGXMA1D4F31I5N
銆�銆�宸ヨ棟鍒剁▼锛�10nm
銆�銆�閭忚集鍠厓鏁搁噺锛氱磩 1M
銆�銆�RAM 瀹归噺锛氭渶澶ф敮鎸� 52.4 Mb
銆�銆�DSP 妯″鏁搁噺锛氭渶澶� 3840 鍊�
銆�銆�I/O 寮曡叧鏁革細楂橀仈 1600 鍊�
銆�銆�鍔熻�楄寖鍦嶏細鍙栨焙浜庡叿楂旈厤缃垏宸ヤ綔璨犺級
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�灏佽褰㈠紡锛欶BCBGA锛堢窗闁撹窛鐞冩煹闄ｅ垪锛�
5AGXMA1D4F31I5N 鐨勪富瑕佺壒鎬у寘鎷細
銆�銆�1. 楂樻�ц兘瑷堢畻鑳藉姏锛氬収缃ぇ閲� DSP 妯″鍜岄倧杓柈鍏�锛屽彲瀵︾従(xi脿n)寰╅洔鐨勬暩瀛搁亱绠楀強淇¤櫉铏曠悊銆�
銆�銆�2. 闈堟椿鐨� I/O 鎺ュ彛锛氭敮鎸佸绋婧栧崝(xi茅)璀帮紙濡� PCIe Gen5銆丏DR5 绛夛級锛屼究浜庤垏鍏朵粬瑷倷浜掗��銆�
銆�銆�3. 浣庡欢閬叉灦妲嬶細閫氶亷 HyperFlex 鎶�琛撳劒(y艒u)鍖栦簡鏅傚簭璺緫锛岄’钁楅檷浣庣郴绲�(t菕ng)寤堕伈銆�
銆�銆�4. 鍙法绋嬫�э細鍏佽ū鐢ㄦ埗鏍规摎瀵﹂殯闇�姹傝嚜瀹氱京纭欢鍔熻兘锛屾サ澶ф彁楂樹簡瑷▓闈堟椿鎬с��
銆�銆�5. 鍏у祵瀹夊叏妯″锛氭彁渚涘姞瀵嗗紩鎿庡拰韬唤椹楄瓑姗熷埗锛岀⒑淇濇暩鎿氬偝杓哥殑瀹夊叏鎬�銆�
銆�銆�6. 寤ｆ硾鐨勫伐浣滅挵(hu谩n)澧冮仼鎳夋�э細鑳藉鍦ㄨ純瀵殑婧害鑼冨湇鍏х┅(w臎n)瀹氶亱琛�锛岄仼鐢ㄤ簬宸ユキ(y猫)绱氭噳鐢ㄥ牬鏅�銆�
閫欐鑺墖寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 鏁告摎涓績鍔犻�燂細鐢ㄤ簬鏁告摎搴煡瑭��佹鍣ㄥ缈掓帹鐞嗙瓑宸ヤ綔璨犺級銆�
銆�銆�2. 閫氫俊鍩虹瑷柦锛氬 5G 鍩虹珯涓殑淇¤櫉铏曠悊鍠厓銆�
銆�銆�3. 宸ユキ(y猫)鑷嫊鍖栵細鎺у埗瀵︽檪鏁告摎閲囬泦鑸囧垎鏋愮郴绲�(t菕ng)銆�
銆�銆�4. 閱�(y墨)鐧傛垚鍍忥細鍔犻�熻秴鑱叉尝鎴� CT 鍦栧儚閲嶅缓閬庣▼銆�
銆�銆�5. 姹借粖闆诲瓙锛氳紨鍔╅椐涚郴绲�(t菕ng)鐨勫偝鎰熷櫒铻嶅悎绠楁硶瀵︾従(xi脿n)銆�
銆�銆�6. 閭婄罚瑷堢畻锛氬湪闈犺繎鏁告摎婧愮殑浣嶇疆鍩�(zh铆)琛屾櫤鑳芥焙绛栦换鍕�銆�
5AGXMA1C2F31I4G, 5AGXMA1D4F31I4G
