鏅傞枔锛�2025/5/30 10:57:39
闁辫畝锛�12
10CL025YE144C8G 鏄竴娆剧敱鑻辩壒鐖撅紙Intel锛夋帹鍑虹殑 Cyclone X 绯诲垪 FPGA 鑺墖銆傝┎绯诲垪鑺墖閬╃敤浜庝腑绔噳鐢�锛屽叿鍌欓珮鎬у児姣斿拰闈堟椿鎬э紝寤ｆ硾鐢ㄤ簬宸ユキ(y猫)鑷嫊鍖�銆侀�氫俊瑷倷銆佹秷璨婚浕瀛愪互鍙婂祵鍏ュ紡绯荤当(t菕ng)绛夐牁鍩�銆傞�欐 FPGA 閲囩敤鍏堥�茬殑 FinFET 鍒剁▼宸ヨ棟鍒堕��锛岄泦鎴愪簡璞愬瘜鐨勯倧杓柈鍏�銆丏SP 妯″銆佸瓨鍎插櫒璩囨簮浠ュ強楂橀�熸敹鐧�(f膩)鍣ㄦ帴鍙ｏ紝鏀寔澶氱ó寰╅洔瑷▓闇�姹�銆�
銆�銆�鍏跺収(n猫i)閮ㄦ灦妲嬪熀浜庡彲绶ㄧ▼閭忚集闄ｅ垪锛岀敤鎴跺彲浠ラ�氶亷纭欢鎻忚堪瑾炶█锛堝 Verilog 鎴� VHDL锛夊皪鍏跺姛鑳介�茶瀹氬埗鍖栭枊鐧�(f膩)銆傚悓鏅傦紝瑭插櫒浠堕倓鏀寔澶氱ó閰嶇疆妯″紡鍜屼綆鍔熻�楃壒鎬�锛屼互閬╂噳涓嶅悓鎳夌敤鍫存櫙鐨勯渶姹傘��
鍨嬭櫉锛�10CL025YE144C8G
銆�銆�鍝佺墝锛欼ntel
銆�銆�绯诲垪锛欳yclone X
銆�銆�灏佽椤炲瀷锛欶BGA
銆�銆�I/O 鏁�(sh霉)閲忥細336
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細25K
銆�銆�RAM 绺藉閲忥細3.9 Mb
銆�銆�DSP 妯″鏁�(sh霉)閲忥細27>渚涢浕闆诲锛�1.0V 鏍稿績闆诲 / 1.8V I/O 闆诲
銆�銆�婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�灏佽灏哄锛�19x19 mm
10CL025YE144C8G 鍏锋湁浠ヤ笅涓昏鐗规�э細
銆�銆�1. 楂樻�ц兘閭忚集绲愭锛氭彁渚涘閬� 25K 鍊嬮倧杓柈鍏�锛屾敮鎸佸京闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗗拰鎺у埗閭忚集瑷▓銆�
銆�銆�2. 鍏�(n猫i)缃� DSP 妯″锛氬寘鍚� 276 鍊嬮珮鎬ц兘 DSP 妯″锛岃兘澶犳豢瓒冲鏅傝▓绠楀瘑闆嗗瀷浠诲嫏闇�姹�銆�
銆�銆�3. 澶у閲忓祵鍏ュ紡瀛樺劜鍣細闆嗘垚 3.9Mb 鐨勭墖涓婂瓨鍎插櫒锛屾敮鎸佹暩(sh霉)鎿�(j霉)绶╂矕鍜岀珐瀛樻搷浣�銆�
銆�銆�4. 楂橀�熶覆琛屾帴鍙ｏ細鏀寔 PCIe Gen3 鍜屽叾浠栭珮閫熷崝(xi茅)璀帮紝閬╁悎闇�瑕佸ぇ甯跺鐨勬噳鐢�銆�
銆�銆�5. 鍔熻�楀劒(y艒u)鍖栵細閫氶亷鍕曟厠(t脿i)闆绘簮绠＄悊鎶�琛撻檷浣庢暣楂旇兘鑰楋紝閬╁悎灏嶅姛鑰楁晱鎰熺殑鍫存櫙銆�
銆�銆�6. 闈堟椿閰嶇疆锛氭敮鎸佷富鍕曚覆琛岄厤缃紙AS锛夈�佸緸鍕曚覆琛岄厤缃紙SS锛夌瓑澶氱ó閰嶇疆鏂瑰紡銆�
銆�銆�7. 鍙潬鎬э細绗﹀悎宸ユキ(y猫)绱氭婧�锛岃兘澶犲湪杓冨鐨勬韩搴﹁寖鍦嶅収(n猫i)绌�(w臎n)瀹氶亱琛�銆�
10CL025YE144C8G 寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 宸ユキ(y猫)鑷嫊鍖栵細濡傞亱鍕曟帶鍒跺櫒銆佹鍣ㄤ汉鎺у埗鍠厓绛�銆�
銆�銆�2. 閫氫俊瑷倷锛氬缍�(w菐ng)绲′氦鎻涙銆佽矾鐢卞櫒浠ュ強鐒＄窔鍩虹珯涓殑淇¤櫉铏曠悊妯″銆�
銆�銆�3. 宓屽叆寮忕郴绲�(t菕ng)锛氬寘鎷闋昏檿鐞�銆佸湒鍍忚瓨鍒ュ拰浜烘浜や簰鐣岄潰瀵︾従(xi脿n)銆�
銆�銆�4. 娑堣不椤為浕瀛愮敘(ch菐n)鍝侊細渚嬪楂樻竻闆昏銆佹櫤鑳藉灞呬腑妯炶ō鍌�銆�
銆�銆�5. 閱�(y墨)鐧傚剙鍣細濡傝秴鑱叉尝瑷倷銆佹偅鑰呯洠(ji膩n)璀峰剙鐨勬暩(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞嗛儴鍒�銆�
銆�銆�6. 姹借粖闆诲瓙锛氬彲鐢ㄤ簬椐曢杓斿姪绯荤当(t菕ng)鐨勫偝鎰熷櫒铻嶅悎鍜屾暩(sh霉)鎿�(j霉)铏曠悊銆�
銆�銆�姝ゆ FPGA 鐨勫鍔熻兘鎬у拰楂樻�ц兘浣垮叾鎴愮偤瑷卞鐝�(xi脿n)浠ｉ浕瀛愮郴绲�(t菕ng)鐨勬牳蹇冪祫浠�銆�
10CL025YD144C8G
銆�銆�10CL025YF144C8G
銆�銆�10CL025YM144C8G
