銆�銆�VHDL鐨勮嫳鏂囧叏绋辩偤Very-High-Speed Integrated Circuit Hardware Description Language锛屽嵆瓒呴珮閫熼泦鎴愰浕璺‖浠舵弿杩拌獮瑷�銆俈HDL鏄竴绋甀EEE妯欐簴鐨勭‖浠剁法绋嬭獮瑷�锛屽吋瀹瑰绋瓻DA杌熶欢锛屽叿鏈夊姛鑳藉挤澶�锛岄�氱敤鎬у挤绛夌壒榛烇紝鍦ㄩ浕瀛愬伐绋嬮牁鍩�锛屽凡鎴愮偤浜嬪涓婄殑閫氱敤纭欢鎻忚堪瑾炶█銆�
銆�銆�1銆丒NTITY锛堝楂旓級
銆�銆�鏍煎紡锛�
銆�銆�Entity 瀵﹂珨鍚� IS
銆�銆�[椤炲爆鍙冩暩(sh霉)瑾槑]
銆�銆�[绔彛瑾槑]
銆�銆�End Entity锛�
銆�銆�鍏朵腑绔彛瑾槑鏍煎紡鐐猴細
銆�銆�PORT(绔彛鍚�1锛岀鍙ｅ悕N锛氭柟鍚戯細椤炲瀷锛�
銆�銆�鍏朵腑鏂瑰悜鏈�: IN , OUT, INOUT, BUFFER, LINKAGE
銆�銆�2銆丄rcthitecture锛堟閫犻珨锛�
銆�銆�鏍煎紡锛�
銆�銆�Arcthitecture 妲嬮�犻珨鍚� of 瀵﹂珨鍚� is
銆�銆�[瀹氱京瑾炲彞] 鍏ч儴淇¤櫉銆佸父鏁�(sh霉)銆佸厓浠�銆佹暩(sh霉)鎿�(j霉)椤炲瀷銆佸嚱鏁�(sh霉)绛夌殑瀹氱京
銆�銆�begin
銆�銆�[骞惰铏曠悊瑾炲彞鍜宐lock銆乸rocess銆乫unction銆乸rocedure]
銆�銆�end 妲嬮�犻珨鍚嶏紱
銆�銆�闄や簡entity(瀵﹂珨)鍜宎rchitecture(妲嬮�犻珨)澶栭倓鏈�
銆�銆�鍙﹀涓夊�嬪彲浠ョ崹绔嬮�茶绶ㄨ鐨勮ō瑷堝柈鍏�
銆�銆�Package锛堝寘闆嗗悎锛夊爆浜庡韩绲愭鐨勪竴鍊嬪堡娆�锛屽瓨鏀句俊铏熷畾缇┿�佸父鏁�(sh霉)瀹氱京銆佹暩(sh霉)鎿�(j霉)椤炲瀷銆佸厓浠惰獮鍙�銆佸嚱鏁�(sh霉)瀹氱京鍜岄亷绋嬪畾缇┿��
銆�銆�Package Body 鍏锋湁鐛ㄧ珛灏嶇鍙�(port)鐨刾ackage
銆�銆�configuration锛堥厤缃級鎻忚堪灞よ垏灞や箣闁撶殑閫ｆ帴闂滅郴浠ュ強瀵﹂珨鑸囨閫犻珨涔嬮枔闂滅郴銆�
銆�銆�1銆乥it(浣�)锛� `0` 鍜宍1`
銆�銆�2銆乥it-Vector(浣嶇煝閲�)锛� 渚嬪锛歚`00110``
銆�銆�3銆丅oolean 鈥� ture鈥濆拰鈥渇alse鈥�
銆�銆�4銆乼ime 渚嬪锛�1 us銆�100 ms锛�3 s
銆�銆�5銆乧haracter 渚嬪锛氣�榓鈥�銆佲�檔鈥�銆佲��1鈥�銆� 鈥�0鈥�
銆�銆�6銆乻tring 渚嬪锛氣�渟dfsd鈥�銆佲�漨y design鈥�
銆�銆�7銆乮nteger 32浣嶄緥濡傦細1銆�234銆�-2134234
銆�銆�8銆乺eal 鑼冨湇-1.0E38~+1.0E38 渚嬪锛�1.0銆�2.834銆�3.14銆�0.0
銆�銆�9銆乶atural 鑷劧鏁�(sh霉) 鍜� positive 姝ｆ暣鏁�(sh霉)
銆�銆�10銆乻enverity level 锛堝父鍜宎ssert瑾炲彞閰嶅悎浣跨敤锛夊寘鍚湁锛歯ote銆亀arning銆乪rror銆乫ailure
銆�銆�浠ヤ笂鍗佺ó椤炲瀷鏄疺HDL涓殑妯欐簴椤炲瀷锛屽湪绶ㄧ▼涓彲浠ョ洿鎺ヤ娇鐢�銆備娇鐢ㄩ�欏崄绋互澶栫殑椤炲瀷锛岄渶瑕佽嚜琛屽畾缇╂垨鎸囨槑鎵�寮曠敤鐨凩ibrary(搴�)鍜孭ackage(鍖�)闆嗗悎
銆�銆�鍩烘湰姒傚康
銆�銆�1銆佸苟琛岃檿鐞嗭紙concurrent锛�
銆�銆�瑾炲彞鐨勫煼(zh铆)琛岃垏鏇稿闋嗗簭鐒￠棞锛屽苟琛屽鍏х殑瑾炲彞鏅傚悓鏅傚煼(zh铆)琛岀殑
銆�銆�2銆侀爢搴忚檿鐞嗭紙sequential锛�
銆�銆�瑾炲彞鐨勫煼(zh铆)琛屾寜鏇稿鐨勫厛鍚庢搴忥紝寰炲墠鍒板悗闋嗗簭鍩�(zh铆)琛�銆傞�欑ó鏂瑰紡鍜屽叾浠栨櫘閫氱法绋嬭獮瑷�(濡俢锛宲ascal)鏄竴妯ｇ殑
銆�銆�Architecture 涓殑瑾炲彞鍙婂瓙妯″涔嬮枔鏄苟琛岃檿鐞嗙殑
銆�銆�瀛愭ā濉奲lock涓殑瑾炲彞鏄苟琛岃檿鐞嗙殑
銆�銆�瀛愭ā濉妏rocess涓殑瑾炲彞鏄爢搴忚檿鐞嗙殑
銆�銆�瀛愭ā濉妔ubprogram涓殑function鍜宲rocedure鏄爢搴忚檿鐞嗙殑
銆�銆�鑸囧叾浠栫‖浠舵弿杩拌獮瑷�鐩告瘮锛孷HDL鍏锋湁浠ヤ笅鐗归粸锛�
銆�銆�寮峰ぇ鐨勭郴绲�(t菕ng)纭欢鎻忚堪鑳藉姏
銆�銆�VHDL鍏锋湁澶氬堡娆＄殑瑷▓鎻忚堪鍔熻兘锛屾棦鍙互鎻忚堪绯荤当(t菕ng)绱氶浕璺�锛屽張鍙互鎻忚堪闁�绱氶浕璺�銆傝�屾弿杩版棦鍙互閲囩敤琛岀偤鎻忚堪銆佸瘎瀛樺櫒鍌宠几鎻忚堪鎴栫祼妲嬫弿杩帮紝涔熷彲浠ラ噰鐢ㄤ笁鑰呮贩鍚堢殑娣峰悎绱氭弿杩�銆傚彟澶�锛孷HDL鏀寔鎱ｆ�у欢閬插拰鍌宠几寤堕伈锛岄倓鍙互婧栫⒑鍦板缓绔嬬‖浠堕浕璺ā鍨�銆俈HDL鏀寔闋愬畾缇╃殑鍜岃嚜瀹氱京鐨勬暩(sh霉)鎿�(j霉)椤炲瀷锛岀郸纭欢鎻忚堪甯朵締杓冨ぇ鐨勮嚜鐢卞害锛屼娇瑷▓浜哄摗鑳藉鏂逛究鍦板壍(chu脿ng)寤洪珮灞ゆ鐨勭郴绲�(t菕ng)妯″瀷銆�
銆�銆�鏀寔寤ｆ硾銆佹槗浜庝慨鏀�
銆�銆�鐢变簬VHDL宸茬稉鎴愮偤IEEE妯欐簴鎵�瑕�(gu墨)鑼冪殑纭欢鎻忚堪瑾炶█锛岀洰鍓嶅ぇ澶氭暩(sh霉)EDA宸ュ叿骞句箮閮芥敮鎸乂HDL锛岄�欑偤VHDL鐨勯�蹭竴姝ユ帹寤ｅ拰寤ｆ硾鎳夌敤濂犲畾浜嗗熀绀�銆傚湪纭欢闆昏矾瑷▓閬庣▼涓�锛屼富瑕佺殑瑷▓鏂囦欢鏄敤VHDL绶ㄥ鐨勬簮浠ｇ⒓锛屽洜鐐篤HDL鏄撹畝鍜岀祼妲嬪寲锛屾墍浠ユ槗浜庝慨鏀硅ō瑷�銆�
銆�銆�鍔熻兘寮峰ぇ銆佽ō瑷堥潏娲�
銆�銆�VHDL鍏锋湁鍔熻兘寮峰ぇ鐨勮獮瑷�绲愭锛屽彲浠ョ敤绨℃綌鏄庣⒑鐨勬簮浠ｇ⒓渚嗘弿杩板京闆滅殑閭忚集鎺у埗銆傚畠鍏锋湁澶氬堡娆＄殑瑷▓鎻忚堪鍔熻兘锛屽堡灞ょ窗鍖�锛屽彲鐩存帴鐢熸垚闆昏矾绱氭弿杩�銆俈HDL鏀寔鍚屾闆昏矾銆佺暟姝ラ浕璺拰闅ㄦ闆昏矾鐨勮ō瑷�锛岄�欐槸鍏朵粬纭欢鎻忚堪瑾炶█鎵�涓嶈兘姣旀摤鐨勩�俈HDL閭勬敮鎸佸悇绋ō瑷堟柟娉�锛屾棦鏀寔鑷簳鍚戜笂鐨勮ō瑷�锛屽張鏀寔鑷爞鍚戜笅鐨勮ō瑷�锛涙棦鏀寔妯″鍖栬ō瑷�锛屽張鏀寔灞ゆ鍖栬ō瑷�銆�
銆�銆�鐛ㄧ珛浜庡櫒浠剁殑瑷▓銆佽垏宸ヨ棟鐒￠棞
銆�銆�瑷▓浜哄摗鐢╒HDL閫茶瑷▓鏅傦紝涓嶉渶瑕侀鍏堣�冩叜閬告搰瀹屾垚瑷▓鐨勫櫒浠�锛屽氨鍙互闆嗕腑绮惧姏閫茶瑷▓鐨勫劒(y艒u)鍖�銆傜暥瑷▓鎻忚堪瀹屾垚鍚�锛屽彲浠ョ敤澶氱ó涓嶅悓鐨勫櫒浠剁祼妲嬩締瀵︾従(xi脿n)鍏跺姛鑳�銆�
銆�銆�寰堝挤鐨勭Щ妞嶈兘鍔�
銆�銆�VHDL鏄竴绋婧栧寲鐨勭‖浠舵弿杩拌獮瑷�锛屽悓涓�鍊嬭ō瑷堟弿杩板彲浠ヨ涓嶅悓鐨勫伐鍏锋墍鏀寔锛屼娇寰楄ō瑷堟弿杩扮殑绉绘鎴愮偤鍙兘銆�
銆�銆�鏄撲簬鍏变韩鍜屽京鐢�
銆�銆�VHDL閲囩敤鍩轰簬搴紙Library锛夌殑瑷▓鏂规硶锛屽彲浠ュ缓绔嬪悇绋彲鍐嶆鍒╃敤鐨勬ā濉�銆傞�欎簺妯″鍙互闋愬厛瑷▓鎴栦娇鐢ㄤ互鍓嶈ō瑷堜腑鐨勫瓨妾旀ā濉婏紝灏囬�欎簺妯″瀛樻斁鍒板韩涓�锛屽氨鍙互鍦ㄤ互鍚庣殑瑷▓涓�茶寰╃敤锛屽彲浠ヤ娇瑷▓鎴愭灉鍦ㄨō瑷堜汉鍝′箣闁撻�茶浜ゆ祦鍜屽叡浜�锛屾笡灏戠‖浠堕浕璺ō瑷�銆�
缍韩闆诲瓙閫�锛岄浕瀛愮煡璀橈紝涓�鏌ョ櫨閫�锛�
宸叉敹閷勮姊�153979鍊�
